1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
|
/*COPYRIGHT**
Copyright (C) 2005-2014 Intel Corporation. All Rights Reserved.
This file is part of SEP Development Kit
SEP Development Kit is free software; you can redistribute it
and/or modify it under the terms of the GNU General Public License
version 2 as published by the Free Software Foundation.
SEP Development Kit is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with SEP Development Kit; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
As a special exception, you may use this file as part of a free software
library without restriction. Specifically, if other files instantiate
templates or use macros or inline functions from this file, or you compile
this file and link it with other files to produce an executable, this
file does not by itself cause the resulting executable to be covered by
the GNU General Public License. This exception does not however
invalidate any other reasons why the executable file might be covered by
the GNU General Public License.
**COPYRIGHT*/
#include "lwpmudrv_defines.h"
#include <linux/version.h>
#include <linux/interrupt.h>
#include <asm/msr.h>
#include "lwpmudrv_types.h"
#include "rise_errors.h"
#include "lwpmudrv_ecb.h"
#include "apic.h"
#include "lwpmudrv.h"
#include "control.h"
#include "utility.h"
U32 drv_x2apic_enabled = 0;
// enable local APIC for SP systems
// initialize PMI entry in LVT for MP systems
/*!
* @fn extern VOID APIC_DIsable_PMU(VOID)
*
* @brief mask the performance interrupt vector in the LVT
*
* @param None
*
* @return None
*
* <I>Special Notes:</I>
*/
extern VOID
APIC_Disable_PMI(VOID)
{
#ifndef DRV_USE_NMI
if (drv_x2apic_enabled) {
SYS_Write_MSR(DRV_APIC_LVT_PMI_MSR, (U64)(CPU_PERF_VECTOR | DRV_LVT_MASK));
}
else {
char *apic = CPU_STATE_apic_linear_addr(&pcb[CONTROL_THIS_CPU()]);
if (apic) {
*(int*)&apic[DRV_APIC_LVT_PMI] = CPU_PERF_VECTOR | DRV_LVT_MASK;
}
}
#endif
}
/*!
* @fn extern VOID APIC_Deinit_Phase1(cpu_idx)
*
* @brief Part1 of removing the interrupt vector entry
*
* @param int cpu_idx - The cpu to deinit
*
* @return None
*
* <I>Special Notes:</I>
* <NONE>
*/
extern VOID
APIC_Deinit_Phase1(int cpu_idx)
{
if (drv_x2apic_enabled == 0) {
PVOID apic = CPU_STATE_apic_linear_addr(&pcb[cpu_idx]);
if (apic) {
CPU_STATE_apic_linear_addr(&pcb[cpu_idx]) = NULL;
}
}
}
/*!
* @fn extern VOID APIC_Init(param)
*
* @brief initialize the local APIC
*
* @param int cpu_idx - The cpu to deinit
*
* @return None
*
* <I>Special Notes:</I>
* This routine is expected to be called via the CONTROL_Parallel routine
*/
extern VOID
APIC_Init (PVOID param)
{
char *apic;
unsigned long eflags;
U64 addr;
char pic0, pic1;
char *linear = *(char **)param;
int me;
CPU_STATE pcpu;
preempt_disable();
me = CONTROL_THIS_CPU();
pcpu = &pcb[me];
preempt_enable();
addr = SYS_Read_MSR(DRV_APIC_BASE_MSR);
apic = NULL;
if ((addr & DRV_X2APIC_ENABLED) == DRV_X2APIC_ENABLED) {
drv_x2apic_enabled = 1;
CPU_STATE_apic_id(pcpu) = SYS_Read_MSR(DRV_APIC_LCL_ID_MSR) >> 24;
SEP_PRINT_DEBUG("phase 2: apic_id is %d\n", CPU_STATE_apic_id(pcpu));
}
else {
CPU_STATE_apic_physical_addr(pcpu) = (PVOID)(UIOP)(addr & 0x00000000fffff000LL);
if (linear == NULL) {
CPU_STATE_apic_linear_addr(pcpu) = (char*)ioremap_nocache(
(unsigned long)CPU_STATE_apic_physical_addr(pcpu) & 0xfffff000, 0x1000);
*(char **)param = (char*)CPU_STATE_apic_linear_addr(pcpu);
}
else {
CPU_STATE_apic_linear_addr(pcpu) = (char*)linear;
}
apic = (char*)CPU_STATE_apic_linear_addr(pcpu);
if (!apic) {
SEP_PRINT_ERROR("APIC_init_phase1: Failed for cpu %d\n", me);
return;
}
SEP_PRINT_DEBUG("phase 2: addr is 0x%llx, apic is 0x%p\n", addr, apic );
CPU_STATE_apic_id(pcpu) = (*(int*)&apic[DRV_APIC_LCL_ID]) >> 24;
SEP_PRINT_DEBUG("phase 2: apic_id is %d\n", CPU_STATE_apic_id(pcpu));
if (!(DRV_APIC_BASE_GLOBAL_ENABLED(addr)) ||
!(DRV_APIC_VIRTUAL_WIRE_ENABLED(*(int*)&apic[DRV_APIC_LCL_SVR]))) {
SEP_PRINT_DEBUG("phase 2: setting up virtual wire\n" );
// setup virtual wire
SYS_Local_Irq_Save(eflags);
SYS_Local_Irq_Disable();
// mask PICs
pic0 = SYS_Inb(0x21);
SYS_IO_Delay();
pic1 = SYS_Inb(0xa1);
SYS_IO_Delay();
SYS_Outb(0xff, 0xa1);
SYS_IO_Delay();
SYS_Outb(0xff, 0x21);
SYS_Local_Irq_Enable();
SYS_IO_Delay();
SYS_IO_Delay();
SYS_Local_Irq_Disable();
// enable via APIC_BASE_MSR
addr |= (1 << 11);
SEP_PRINT_DEBUG(" about to set APIC_BASE_MSR to 0x%llx\n", addr);
SYS_Write_MSR(DRV_APIC_BASE_MSR, addr);
// enable in SVR and set VW
*(int*)&apic[DRV_APIC_LCL_SVR] = 0x01ff;
*(int*)&apic[DRV_APIC_LCL_TSKPRI] = DRV_APIC_TSKPRI_HI;
*(int*)&apic[DRV_APIC_LCL_ID] = 0;
*(int*)&apic[DRV_APIC_LCL_LDEST] = 0; /// set local dest. id
*(int*)&apic[DRV_APIC_LCL_DSTFMT] = -1; /// set dest. format
*(int*)&apic[DRV_APIC_LVT_TIMER] = DRV_LVT_MASK; /// mask local timer
*(int*)&apic[DRV_APIC_LVT_ERROR] = DRV_LVT_MASK; /// mask error
// INTs are redirected to PICs
*(int*)&apic[DRV_APIC_LVT_LINT0] = DRV_LVT_EXTINT + DRV_LVT_EDGE;
*(int*)&apic[DRV_APIC_LVT_LINT1] = DRV_LVT_NMI + DRV_LVT_LEVEL;
*(int*)&apic[DRV_APIC_LCL_TSKPRI] = DRV_APIC_TSKPRI_LO;
// unmask PICs
SYS_Outb(pic0, 0x21);
SYS_Outb(pic1, 0xa1);
SYS_Local_Irq_Restore(eflags);
}
}
}
/*!
* @fn extern VOID APIC_Install_Interrupt_Handler(param)
*
* @brief Install the interrupt handler
*
* @param int param - The linear address of the Local APIC
*
* @return None
*
* <I>Special Notes:</I>
* The linear address is necessary if the LAPIC is used. If X2APIC is
* used the linear address is not necessary.
*/
extern VOID
APIC_Install_Interrupt_Handler (PVOID param)
{
char *apic;
int me = CONTROL_THIS_CPU();
unsigned long eflags;
SYS_Local_Irq_Save(eflags);
if (drv_x2apic_enabled) {
SYS_Write_MSR(DRV_APIC_LVT_PMI_MSR, (U64)(CPU_PERF_VECTOR | DRV_LVT_MASK));
}
else {
apic = (char*)CPU_STATE_apic_linear_addr(&pcb[me]);
if (!apic) {
SEP_PRINT_ERROR("APIC_init_phase1: Failed for cpu %d\n", me);
goto cleanup;
}
// initialize perfmon vector in disabled state
*(int*)&apic[DRV_APIC_LVT_PMI] = CPU_PERF_VECTOR | DRV_LVT_MASK;
}
cleanup:
SYS_Local_Irq_Restore(eflags);
}
/*!
* @fn extern VOID APIC_Unmap(apic_linear_address)
*
* @brief Unmap the APIC region
*
* @param PVOID apic_linear_address - The linear address of the Local APIC
*
* @return None
*
* <I>Special Notes:</I>
* Unmap all apic logical address ranges
*/
extern VOID
APIC_Unmap (PVOID apic_linear_addr)
{
if (drv_x2apic_enabled) {
return;
}
if (apic_linear_addr) {
iounmap(apic_linear_addr);
}
return;
}
/*!
* @fn extern VOID APIC_Ack_Eoi(void)
*
* @brief Acknowledge the End-Of-Interrupt
*
* @param None
*
* @return None
*
* <I>Special Notes:</I>
* <NONE>
*/
extern VOID
APIC_Ack_Eoi(VOID)
{
#ifndef DRV_USE_NMI
if (drv_x2apic_enabled) {
SYS_Write_MSR(DRV_APIC_LCL_EOI_MSR, 0LL);
}
else {
char *apic = (char*)CPU_STATE_apic_linear_addr(&pcb[CONTROL_THIS_CPU()]);
if (apic) {
*(int*)&apic[DRV_APIC_LCL_EOI] = 0;
}
}
#endif
return;
}
/*!
* @fn extern VOID APIC_Enable_PMI(void)
*
* @brief Enable the PMU interrupt
*
* @param None
*
* @return None
*
* <I>Special Notes:</I>
* <NONE>
*/
extern VOID
APIC_Enable_Pmi(VOID)
{
if (drv_x2apic_enabled) {
U64 value = SYS_Read_MSR(DRV_APIC_LVT_PMI_MSR);
value &= 0xFFFeFFFF;
SYS_Write_MSR(DRV_APIC_LVT_PMI_MSR, value);
}
else {
char *apic = (char*)CPU_STATE_apic_linear_addr(&pcb[CONTROL_THIS_CPU()]);
if (apic) {
*(int*)&apic[DRV_APIC_LVT_PMI] &= 0xFFFEFFFF;
}
}
}
|
