1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
|
/* Copyright (c) 2012, The Linux Foundation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/mm.h>
#include <linux/rbtree.h>
#include <linux/genalloc.h>
#include <linux/of.h>
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/debugfs.h>
#include <linux/seq_file.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/wait.h>
#include <linux/sched.h>
#include <mach/ocmem_priv.h>
#define RDM_MAX_ENTRIES 32
#define RDM_MAX_CLIENTS 2
/* Data Mover Parameters */
#define DM_BLOCK_128 0x0
#define DM_BLOCK_256 0x1
#define DM_BR_ID_LPASS 0x0
#define DM_BR_ID_GPS 0x1
#define DM_INTR_CLR (0x8)
#define DM_INTR_MASK (0xC)
#define DM_INT_STATUS (0x10)
#define DM_GEN_STATUS (0x14)
#define DM_CLR_OFFSET (0x18)
#define DM_CLR_SIZE (0x1C)
#define DM_CLR_PATTERN (0x20)
#define DM_CLR_TRIGGER (0x24)
#define DM_CTRL (0x1000)
#define DM_TBL_BASE (0x1010)
#define DM_TBL_IDX(x) ((x) * 0x18)
#define DM_TBL_n(x) (DM_TBL_BASE + (DM_TBL_IDX(x)))
#define DM_TBL_n_offset(x) DM_TBL_n(x)
#define DM_TBL_n_size(x) (DM_TBL_n(x)+0x4)
#define DM_TBL_n_paddr(x) (DM_TBL_n(x)+0x8)
#define DM_TBL_n_ctrl(x) (DM_TBL_n(x)+0x10)
#define BR_CTRL (0x0)
#define BR_CLIENT_BASE (0x4)
#define BR_CLIENT_n_IDX(x) ((x) * 0x4)
#define BR_CLIENT_n_ctrl(x) (BR_CLIENT_BASE + (BR_CLIENT_n_IDX(x)))
#define BR_STATUS (0x14)
/* 16 entries per client are supported */
/* Use entries 0 - 15 for client0 */
#define BR_CLIENT0_MASK (0x1000)
/* Use entries 16- 31 for client1 */
#define BR_CLIENT1_MASK (0x2010)
#define BR_TBL_BASE (0x40)
#define BR_TBL_IDX(x) ((x) * 0x18)
#define BR_TBL_n(x) (BR_TBL_BASE + (BR_TBL_IDX(x)))
#define BR_TBL_n_offset(x) BR_TBL_n(x)
#define BR_TBL_n_size(x) (BR_TBL_n(x)+0x4)
#define BR_TBL_n_paddr(x) (BR_TBL_n(x)+0x8)
#define BR_TBL_n_ctrl(x) (BR_TBL_n(x)+0x10)
/* Constants and Shifts */
#define BR_TBL_ENTRY_ENABLE 0x1
#define BR_TBL_START 0x0
#define BR_TBL_END 0x8
#define BR_RW_SHIFT 0x2
#define DM_TBL_START 0x10
#define DM_TBL_END 0x18
#define DM_CLIENT_SHIFT 0x8
#define DM_BR_ID_SHIFT 0x4
#define DM_BR_BLK_SHIFT 0x1
#define DM_DIR_SHIFT 0x0
#define DM_DONE 0x1
#define DM_MASK_RESET 0x0
#define DM_INTR_RESET 0x20003
#define DM_CLR_ENABLE 0x1
static void *br_base;
static void *dm_base;
static atomic_t dm_pending;
static wait_queue_head_t dm_wq;
/* Shadow tables for debug purposes */
struct ocmem_br_table {
unsigned int offset;
unsigned int size;
unsigned int ddr_low;
unsigned int ddr_high;
unsigned int ctrl;
} br_table[RDM_MAX_ENTRIES];
/* DM Table replicates an entire BR table */
/* Note: There are more than 1 BRs in the system */
struct ocmem_dm_table {
unsigned int offset;
unsigned int size;
unsigned int ddr_low;
unsigned int ddr_high;
unsigned int ctrl;
} dm_table[RDM_MAX_ENTRIES];
static inline int client_ctrl_id(int id)
{
return (id == OCMEM_SENSORS) ? 1 : 0;
}
static inline int client_slot_start(int id)
{
return client_ctrl_id(id) * 16;
}
static irqreturn_t ocmem_dm_irq_handler(int irq, void *dev_id)
{
unsigned status;
unsigned irq_status;
status = ocmem_read(dm_base + DM_GEN_STATUS);
irq_status = ocmem_read(dm_base + DM_INT_STATUS);
pr_debug("irq:dm_status %x irq_status %x\n", status, irq_status);
if (irq_status & BIT(0)) {
pr_debug("Data mover completed\n");
irq_status &= ~BIT(0);
ocmem_write(irq_status, dm_base + DM_INTR_CLR);
} else if (irq_status & BIT(1)) {
pr_debug("Data clear engine completed\n");
irq_status &= ~BIT(1);
ocmem_write(irq_status, dm_base + DM_INTR_CLR);
} else {
BUG_ON(1);
}
atomic_set(&dm_pending, 0);
wake_up_interruptible(&dm_wq);
return IRQ_HANDLED;
}
#ifdef CONFIG_MSM_OCMEM_NONSECURE
int ocmem_clear(unsigned long start, unsigned long size)
{
atomic_set(&dm_pending, 1);
/* Clear DM Mask */
ocmem_write(DM_MASK_RESET, dm_base + DM_INTR_MASK);
/* Clear DM Interrupts */
ocmem_write(DM_INTR_RESET, dm_base + DM_INTR_CLR);
/* DM CLR offset */
ocmem_write(start, dm_base + DM_CLR_OFFSET);
/* DM CLR size */
ocmem_write(size, dm_base + DM_CLR_SIZE);
/* Wipe out memory as "OCMM" */
ocmem_write(0x4D4D434F, dm_base + DM_CLR_PATTERN);
/* The offset, size and pattern for clearing must be set
* before triggering the clearing engine
*/
mb();
/* Trigger Data Clear */
ocmem_write(DM_CLR_ENABLE, dm_base + DM_CLR_TRIGGER);
wait_event_interruptible(dm_wq,
atomic_read(&dm_pending) == 0);
return 0;
}
#else
int ocmem_clear(unsigned long start, unsigned long size)
{
return 0;
}
#endif
/* Lock during transfers */
int ocmem_rdm_transfer(int id, struct ocmem_map_list *clist,
unsigned long start, int direction)
{
int num_chunks = clist->num_chunks;
int slot = client_slot_start(id);
int table_start = 0;
int table_end = 0;
int br_ctrl = 0;
int br_id = 0;
int dm_ctrl = 0;
int i = 0;
int j = 0;
int status = 0;
int rc = 0;
rc = ocmem_enable_core_clock();
if (rc < 0) {
pr_err("RDM transfer failed for client %s (id: %d)\n",
get_name(id), id);
return rc;
}
for (i = 0, j = slot; i < num_chunks; i++, j++) {
struct ocmem_chunk *chunk = &clist->chunks[i];
int sz = chunk->size;
int paddr = chunk->ddr_paddr;
int tbl_n_ctrl = 0;
tbl_n_ctrl |= BR_TBL_ENTRY_ENABLE;
if (chunk->ro)
tbl_n_ctrl |= (1 << BR_RW_SHIFT);
/* Table Entry n of BR and DM */
ocmem_write(start, br_base + BR_TBL_n_offset(j));
ocmem_write(sz, br_base + BR_TBL_n_size(j));
ocmem_write(paddr, br_base + BR_TBL_n_paddr(j));
ocmem_write(tbl_n_ctrl, br_base + BR_TBL_n_ctrl(j));
ocmem_write(start, dm_base + DM_TBL_n_offset(j));
ocmem_write(sz, dm_base + DM_TBL_n_size(j));
ocmem_write(paddr, dm_base + DM_TBL_n_paddr(j));
ocmem_write(tbl_n_ctrl, dm_base + DM_TBL_n_ctrl(j));
start += sz;
}
br_id = client_ctrl_id(id);
table_start = slot;
table_end = slot + num_chunks - 1;
br_ctrl |= (table_start << BR_TBL_START);
br_ctrl |= (table_end << BR_TBL_END);
ocmem_write(br_ctrl, (br_base + BR_CLIENT_n_ctrl(br_id)));
/* Enable BR */
ocmem_write(0x1, br_base + BR_CTRL);
/* Compute DM Control Value */
dm_ctrl |= (table_start << DM_TBL_START);
dm_ctrl |= (table_end << DM_TBL_END);
dm_ctrl |= (DM_BR_ID_LPASS << DM_BR_ID_SHIFT);
dm_ctrl |= (DM_BLOCK_256 << DM_BR_BLK_SHIFT);
dm_ctrl |= (direction << DM_DIR_SHIFT);
status = ocmem_read(dm_base + DM_GEN_STATUS);
pr_debug("Transfer status before %x\n", status);
atomic_set(&dm_pending, 1);
/* The DM and BR tables must be programmed before triggering the
* Data Mover else the coherent transfer would be corrupted
*/
mb();
/* Trigger DM */
ocmem_write(dm_ctrl, dm_base + DM_CTRL);
pr_debug("ocmem: rdm: dm_ctrl %x br_ctrl %x\n", dm_ctrl, br_ctrl);
wait_event_interruptible(dm_wq,
atomic_read(&dm_pending) == 0);
ocmem_disable_core_clock();
return 0;
}
int ocmem_rdm_init(struct platform_device *pdev)
{
struct ocmem_plat_data *pdata = NULL;
int rc = 0;
pdata = platform_get_drvdata(pdev);
br_base = pdata->br_base;
dm_base = pdata->dm_base;
rc = devm_request_irq(&pdev->dev, pdata->dm_irq, ocmem_dm_irq_handler,
IRQF_TRIGGER_RISING, "ocmem_dm_irq", pdata);
if (rc) {
dev_err(&pdev->dev, "Failed to request dm irq");
return -EINVAL;
}
rc = ocmem_enable_core_clock();
if (rc < 0) {
pr_err("RDM initialization failed\n");
return rc;
}
init_waitqueue_head(&dm_wq);
/* Clear DM Mask */
ocmem_write(DM_MASK_RESET, dm_base + DM_INTR_MASK);
/* enable dm interrupts */
ocmem_write(DM_INTR_RESET, dm_base + DM_INTR_CLR);
ocmem_disable_core_clock();
return 0;
}
|
