blob: ecee6f02a791abd5914ab386f04bad86125fcaf5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
/*
* Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef _LINUX_TEGRA_EDP_H
#define _LINUX_TEGRA_EDP_H
#include <linux/kernel.h>
#include <linux/errno.h>
struct tegra_system_edp_entry {
char speedo_id;
char power_limit_100mW;
unsigned int freq_limits[4];
};
struct tegra_sysedp_devcap {
unsigned int cpu_power;
unsigned int gpufreq;
unsigned int emcfreq;
};
struct tegra_sysedp_corecap {
unsigned int power;
struct tegra_sysedp_devcap cpupri;
struct tegra_sysedp_devcap gpupri;
unsigned int pthrot;
};
enum tegra_sysedp_corecap_method {
TEGRA_SYSEDP_CAP_METHOD_DEFAULT = 0,
TEGRA_SYSEDP_CAP_METHOD_DIRECT,
TEGRA_SYSEDP_CAP_METHOD_SIGNAL,
TEGRA_SYSEDP_CAP_METHOD_RELAX,
};
struct tegra_sysedp_platform_data {
struct tegra_system_edp_entry *cpufreq_lim;
unsigned int cpufreq_lim_size;
struct tegra_sysedp_corecap *corecap;
unsigned int corecap_size;
unsigned int core_gain;
unsigned int init_req_watts;
unsigned int pthrot_ratio;
const char *bbc;
unsigned int cap_method;
};
#if defined(CONFIG_EDP_FRAMEWORK) || defined(CONFIG_SYSEDP_FRAMEWORK)
void tegra_edp_notify_gpu_load(unsigned int load);
#else
static inline void tegra_edp_notify_gpu_load(unsigned int load) {}
#endif
#endif
|
