| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | ARM64: Support interm. address for object arrays. | Artem Serov | 2018-10-25 | 1 | -0/+69 |
| * | ART: Remove unneeded SideEffects for fatal instructions. | Artem Serov | 2018-08-31 | 1 | -0/+27 |
| * | ART: Implement loop full unrolling. | Artem Serov | 2018-07-04 | 1 | -4/+4 |
| * | Replace + by / to avoid vectorization of loop. | Aart Bik | 2017-03-22 | 1 | -36/+36 |
| * | Remove the `CanTriggerGC` side-effects on a few instructions. | Alexandre Rames | 2016-09-19 | 1 | -32/+32 |
| * | Implement running user defined list of passes | Wojciech Staszkiewicz | 2016-08-08 | 1 | -10/+10 |
| * | ARM: Port instr simplification of array accesses. | Artem Serov | 2016-07-21 | 1 | -30/+268 |
| * | ARM64: Instruction simplification for array accesses. | Alexandre Rames | 2015-10-19 | 1 | -0/+341 |
 |
index : art.git | |
| art |
| summaryrefslogtreecommitdiff |